NXP Semiconductors /MIMXRT1011 /XTALOSC24M /LOWPWR_CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as LOWPWR_CTRL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RC_OSC_EN_0)RC_OSC_EN 0 (OSC_SEL_0)OSC_SEL 0 (LPBG_SEL_0)LPBG_SEL 0 (LPBG_TEST)LPBG_TEST 0 (REFTOP_IBIAS_OFF)REFTOP_IBIAS_OFF 0 (L1_PWRGATE)L1_PWRGATE 0 (L2_PWRGATE)L2_PWRGATE 0 (CPU_PWRGATE)CPU_PWRGATE 0 (DISPLAY_PWRGATE)DISPLAY_PWRGATE 0 (RCOSC_CG_OVERRIDE)RCOSC_CG_OVERRIDE 0 (XTALOSC_PWRUP_DELAY_0)XTALOSC_PWRUP_DELAY 0 (XTALOSC_PWRUP_STAT_0)XTALOSC_PWRUP_STAT 0 (MIX_PWRGATE)MIX_PWRGATE 0 (GPU_PWRGATE)GPU_PWRGATE

LPBG_SEL=LPBG_SEL_0, XTALOSC_PWRUP_DELAY=XTALOSC_PWRUP_DELAY_0, OSC_SEL=OSC_SEL_0, RC_OSC_EN=RC_OSC_EN_0, XTALOSC_PWRUP_STAT=XTALOSC_PWRUP_STAT_0

Description

XTAL OSC (LP) Control Register

Fields

RC_OSC_EN

RC Osc. enable control.

0 (RC_OSC_EN_0): Use XTAL OSC to source the 24MHz clock

1 (RC_OSC_EN_1): Use RC OSC

OSC_SEL

Select the source for the 24MHz clock.

0 (OSC_SEL_0): XTAL OSC

1 (OSC_SEL_1): RC OSC

LPBG_SEL

Bandgap select. Not related to oscillator.

0 (LPBG_SEL_0): Normal power bandgap

1 (LPBG_SEL_1): Low power bandgap

LPBG_TEST

Low power bandgap test bit. Not related to oscillator.

REFTOP_IBIAS_OFF

Low power reftop ibias disable. Not related to oscillator.

L1_PWRGATE

L1 power gate control. Used as software override. Not related to oscillator.

L2_PWRGATE

L2 power gate control. Used as software override. Not related to oscillator.

CPU_PWRGATE

CPU power gate control. Used as software override. Test purpose only Not related to oscillator.

DISPLAY_PWRGATE

Display logic power gate control. Used as software override. Not related to oscillator.

RCOSC_CG_OVERRIDE

For debug purposes only

XTALOSC_PWRUP_DELAY

Specifies the time delay between when the 24MHz xtal is powered up until it is stable and ready to use

0 (XTALOSC_PWRUP_DELAY_0): 0.25ms

1 (XTALOSC_PWRUP_DELAY_1): 0.5ms

2 (XTALOSC_PWRUP_DELAY_2): 1ms

3 (XTALOSC_PWRUP_DELAY_3): 2ms

XTALOSC_PWRUP_STAT

Status of the 24MHz xtal oscillator.

0 (XTALOSC_PWRUP_STAT_0): Not stable

1 (XTALOSC_PWRUP_STAT_1): Stable and ready to use

MIX_PWRGATE

Display power gate control. Used as software mask. Set to zero to force ungated.

GPU_PWRGATE

GPU power gate control. Used as software mask. Set to zero to force ungated.

Links

() ()